

**SYNCHRONISM PHASE-SWITCHING CIRCUIT
FOR THE RECOVERY OF RECEIVED DATA**

Field of the Invention

The present invention relates to the field of telecommunications, and, more particularly, to the transmission of data in a digital format such as
5 synchronous data transmission. Furthermore, the invention relates to recovering data from a data flow received from a communication channel in which the data is transmitted serially and in baseband.

Background of the Invention

10 It is necessary to know precisely a so-called "bit time" during the synchronous transmission of serial digital data in baseband. The bit time is the period of time during which each individual bit of data is transmitted and travels on the communication
15 channel. The bits are transmitted in series and travel in the form of pulses. Further, each pulse occupies (at least theoretically) its own elemental time interval ("time slot"), which is also called a "unitary interval" or "UI". The duration of this elemental time
20 interval is the reciprocal of the data-transmission rate (i.e., the data rate).

After normal processing for automatic equalization and squaring, the received signal is in

the form of square pulses. In order to reconstruct the value of an individual bit of data arriving on the communication channel, the receiving circuits have to know precisely the moment at which the bit arrives, 5 i.e., the moment of arrival of the pulse that corresponds to the bit.

Data codes of various types are used in semi-duplex serial transmission. When the shape of the signal within the time domain and its spectral content 10 are processed by the receiving circuits, they can identify the moment in time at which the arriving pulse should be evaluated as the value of the arriving bit of data. The process of identifying the moment at which to evaluate the pulses is called clock data recovery 15 (CDR).

There are various known prior art methods of recovering clock data. A summary of these methods is provided, for example, in B. Razavi, "Design of Monolithic Phase-Locked Loops and Clock Recovery 20 Circuits - A Tutorial", IEEE Press, 1995. These methods are described with reference to applications in which the data is transmitted in baseband with non-return-to-zero (NRZ) code. In particular, the use of circuits for switching between a plurality of digital 25 phase signals to identify and follow the timing of the data received is described.

In addition to the NRZ code, another type of code which is known and used in the synchronous serial transmission of digital data in baseband is code mark 30 inversion (CMI) code. CMI code is used, for example, within the field of synchronous data transmission in accordance with the synchronous digital hierarchy (SDH) standard. The SDH standard prescribes predetermined

transmission rates, for example: 51.84 Mbit/s (base rate), 155.52 Mbit/s, 622.08 Mbit/s, etc. All of the prescribed transmission rates are whole multiples of the base rate.

5 In accordance with the SDH standard, Recommendation G.703 issued by the CCITT committee of the International Telecommunication Union (ITU) prescribes the electrical/physical characteristics of the hierarchical digital interfaces to be used to
10 interconnect components of digital networks which conform to the SDH standard. In particular, Recommendation G.703 prescribes the type of data code to be used for each transmission rate. For example, for 155.52 Mbit/s transmission/receiving interfaces
15 (also known as bidirectional or transceiver interfaces), CMI code should be used.

 CMI code is a code with two levels A1 and A2. These levels are typically low and high, and a binary "0" is encoded to have the two levels A1 and A2, in
20 succession, each for a period equal to half of the bit-time. A binary "1" is encoded by one or the other of the two levels A1 or A2, which is maintained throughout the bit time. The two levels A1, A2 alternate for successive binary "1"s.

25 CMI code intrinsically incorporates a strong clock signal. The known solutions for clock data recovery for codes which intrinsically carry a strong clock signal provide for an analog phase-locked loop (PLL) circuit. This PLL circuit operates at a
30 frequency of twice the data transmission rate (the data rate) to be able to control the content at twice the intrinsic frequency of the CMI code.

It is also known in the art to use digital PLL circuits which use a rapid clock signal or a multi-phase local clock signal. This signal is a signal which includes a plurality of clock signals out of
5 phase with one another in time. Such PLL circuits may also follow the data received and dynamically select the best phase for sampling the data. Such a circuit is known by the name of a phase-switching CDR circuit. It includes a switching circuit which receives as
10 inputs a number N clock signals or synchronism phases spaced at regular time intervals. This circuit can select which of the phases is best for use as a synchronism signal for sampling the next bit of data.

In these circuits, however, there exists a
15 problem in preventing the production of false signals or glitches caused by spurious transitions. Such false signals could cause incorrect sampling of the incoming bit of data during the change from one phase to the phase following or preceding it in terms of time delay.
20 This gives rise to vibrations (i.e., jitter) in the recovery of the arriving clock data.

Summary of the Invention

An object of the present invention is to provide a switching circuit, particularly for use as a
25 synchronism-phase switching circuit, which is substantially immune to the above-mentioned problems and, in particular, is substantially immune to false signals or glitches during the change from one phase to the adjacent phase. As a result, the recovery of the
30 incoming clock data has a high tolerance to jitter.

According to the present invention, a switching circuit is provided for switching an output

to one of a plurality of N input clock signals which are delayed relative to one another. The switching circuit includes circuit means responding to a control signal to enable the transmission, on the output
5 signal, of a new signal of the plurality of input signals. The new signal is advanced or delayed relative to a current signal of the plurality of input signals which is currently transmitted on the output signal. The circuit means enables the transmission of
10 the new signal before disabling the transmission of the current signal on the output signal to prevent the production of false signals during the switching of the output signal from one of the clock signals to another.

Brief Description of the Drawings

15 The characteristics and advantages of the present invention will become clearer from the following detailed description of an embodiment thereof, illustrated purely by way of non-limitative example in the appended drawings, in which:

20 FIG. 1 is a schematic block diagram of a circuit for receiving a flow of data including a synchronization-phase switching circuit according to the present invention;

25 FIG. 2 is a more detailed schematic block diagram of the synchronization-phase switching circuit of FIG. 1;

FIG. 3 is a more detailed schematic diagram of a circuit block of the synchronization switching circuit of FIG. 2, and

30 FIGS. 4 and 5 are timing diagrams of the most significant signals of the circuit of FIG. 2

respectively showing two cases of switching between synchronization phases.

Detailed Description of the Preferred Embodiments

5 With reference to the drawings, a basic block diagram of a circuit for receiving a data flow is illustrated in FIG. 1. A signal line BK coming from a communication channel carries a flow of data being received, particularly a serial flow of baseband
10 digital data, for example, with a CMI code. The signal line BK is connected to an input of a phase comparator 1 and, in parallel, to data-detection circuitry 2. A synchronization signal CKS is also supplied as an input to the phase comparator 1 and to the data-detection
15 circuitry 2. The synchronization signal CKS is used by the circuitry 2 for sampling the data on the signal line BK.

 The synchronization signal CKS is output by a synchronization phase-switching circuit 3. The phase-
20 switching circuit 3 receives as inputs a plurality of N phases or local clock signals CK1-CKN of equal period T and delayed relative to one another by fractions of the period T, for example, with uniform delays T/N of one relative to the next. In a particular example of use,
25 the N local clock signals CK1-CKN are generated by a delay-locked loop circuit (DLL) 4 which generates the N signals CK1-CKN from a single local clock signal CK of period T, generated locally. The synchronism signal CKS is one of the N signals CK1-CKN. The period T of
30 the signals CK1-CKN is nominally equal to the bit time in the data flow arriving on the signal line BK. That is, it corresponds to the transmission data rate apart from the tolerances in the frequency values of the

quartz crystals which generate the clock signals during transmission and receipt.

The phase comparator 1 compares the signal on the signal line BK and the signal CKS. The phase
5 comparator 1 outputs signals which are schematically indicated in the drawing by the signal +/- and are representative of the phase advance or delay between the signal CKS and the signal arriving on the signal line BK. The signals +/- are supplied as inputs to a
10 processing circuit 5.

The processing circuit 5 may include filters, serializers, or other means for controlling the dynamic response of the loop formed by the phase-switching circuit 3, the phase comparator 1, and the processing
15 circuit 5 itself. In particular, the processing circuit 5 may include a counting circuit or counter. The counter increases or decreases the count based upon of the signals +/- and supplies the current result of the count to the switching circuit 3 in the form of an
20 encoded word CNT.

Referring to the block diagram of FIG. 2, a particular embodiment of the synchronism-phase switching circuit 3 is shown in which the number N of local clock signals CK1-CKN is sixteen. It is
25 important to note that this number provides only one possible example and should not be understood as limiting the present invention.

The switching circuit 3 includes a plurality of N substantially identical circuit blocks 31-316
30 equal to the number of phases to be switched (sixteen in the example shown). Each of the blocks 31-316 receives as an input a respective one of the N local clock signals CK1-CK16. The switching circuit 3 also

includes a decoding circuit 6 which receives and decodes the encoded word CNT supplied by the processing circuit 5. The decoding circuit 6 outputs N signals S1-S16, each of which is supplied as an input to a
5 respective one of the N blocks 31-316.

Each of the blocks 31-316 outputs a respective synchronism signal EN_CK1-EN_CK16 which, when enabled, substantially coincides with the respective local clock signal CK1-CK16 input to the
10 block. The signals EN_CK1-EN_CK16 are supplied as inputs to an AND gate 7. The output of the AND gate 7 provides the synchronism signal CKS, i.e., the local clock signal selected from the N local clock signals CK1-CKN.

15 In addition to the respective signal EN_CK1-EN_CK16, each block 31-316 outputs a further respective signal K1-K16 which is supplied as an input to the block preceding and to the block following the block itself. In other words, a generic block 3i (where $2 \leq$
20 $i \leq 15$) generates, in addition to the respective signal EN_CKi, a further respective signal Ki. The signal Ki is supplied as an input to the block 3(i-1) and to the block 3(i+1). The signal K1 generated by the block 31 is supplied to the block 316 as well as to the next
25 block 32. Similarly, the signal K16 generated by the block 316 is supplied to the block 31 as well as to the preceding block 315. The blocks 31-316 are thus connected to form a ring.

A detailed diagram of one possible embodiment
30 of the internal structure of the blocks 31-316 may be seen in FIG. 3. The respective signal Si coming from the decoding circuit 6 is supplied as an input to a chain of, for example, three D-type flip-flops FF1-FF3,

i.e., three D-type flip-flops in which the (direct) output of one flip-flop is supplied to the input of the following flip-flop. The logic complement of the respective local clock signal CKi is supplied as a
5 clock signal to the control or clock inputs of the flip-flops FF1-FF3, which act on the leading edges of the clock signals applied to them.

The (direct) output of the last flip-flop of the input chain (i.e., the output (node N1) of the
10 flip-flop FF3) is supplied as an input to a further D-type flip-flop FF4. The control or clock input (which acts on the leading edge of the clock signal applied thereto) of the flip-flop FF4 also receives the logic complement of the signal CKi. The (direct) output of
15 the flip-flop FF4 (node N2) is supplied to a first input of an AND gate A1 and, in parallel, to a first input of an OR gate O1. A second input of the AND gate A1 and a second input of the OR gate O1 receive the direct output of the flip-flop FF3 (node N1). A third
20 input of the AND gate A1 and a third input of the OR gate O1 receive the direct output of the flip-flop FF2 (node N3).

The direct output of the flip-flop FF2 is also supplied to a first input of an AND gate A2. The
25 logic complement of the (direct) output of the flip-flop FF3 is supplied to the second input of the AND gate A2 by an inverter I1. This produces a detect transition signal on the signal Si.

The output of the AND gate A2 (node N4) is
30 supplied as an input to a chain of two D-type flip-flops FF5, FF6, of which the control or clock inputs (which act on the leading edges supplied thereto) receive the local clock signal CKi. The direct output

of the flip-flop FF6 corresponds to the signal K_i which is supplied to the block $3(i-1)$ which precedes the block $3i$ (or to the block 316 when the block $3i$ is the block 31), and to the block $3(i+1)$ which follows the
5 block $3i$ (or to the block 31 when the block $3i$ is the block 316).

The output of the AND gate A2 is also supplied to a first input of a triple OR gate O2. A second input of the triple OR gate O2 is supplied with
10 the output signal of the AND gate A1 (node N5). The output of the OR gate O2 (node N6) is supplied to a first input of an AND gate A3. A second input of the AND gate A3 receives the output of the OR gate O1 (node N7). The output of the AND gate A3 (node N8) is
15 supplied as an input to a D-type flip-flop FF7, of which the control or clock input (which acts on the leading edge of the signal applied thereto) receives the logic complement of the local clock signal CK_i . The direct output EN_i of the flip-flop FF7 is supplied
20 to a first input of a NAND gate NA1 and also as feedback to a third input of the triple OR gate O2. The second input of the NAND gate NA1 receives the logic complement of the local clock signal CK_i .

A resetting input of the flip-flop FF7
25 receives the output of a NOR gate NO1, the two inputs of which receive the signals $K(i-1)$ and $K(i+1)$ from the block $3(i-1)$ preceding the block $3i$ (or the signal K_{16} from the block 316 if the block $3i$ is the block 31) and from the block $3(i+1)$ following the block $3i$ (or the
30 signal K_1 from the block 31 if the block $3i$ is the block 316), respectively. The output of the NAND gate NA1 corresponds to the signal EN_CK_i which is supplied, together with the output signals of the remaining

blocks, to the AND gate 7 of FIG. 2 to generate the selected clock signal CKS.

The circuit operates as follows. With reference to FIG. 1, the phase comparator 1 makes a
5 phase comparison between the signal arriving on the signal line BK, carrying the flow of data being received, and the current synchronism signal CKS. According to the outcome of the comparison (i.e., according to whether the current synchronism signal CKS
10 is advanced or delayed relative to the signal BK), the phase comparator 1 instructs the processing circuit 5, and, more specifically, the counter contained therein, to increase or decrease the count.

The current count value held in the counter
15 5, which is encoded in the word CNT, is supplied to the phase-switching circuit 3. With reference to FIG. 2, the decoding circuit 6 provided in the phase-switching circuit 3 decodes the word CNT and consequently activates one of the signals S1-S16, leaving the
20 remaining signals S1-S16 deactivated. The activation of one of the signals S1-S16 causes selection of the respective block 31-316.

With reference now to FIG. 3, the chain of flip-flops FF1-FF3, which samples the respective
25 selection signal Si for a suitable number of periods T of the respective local clock signal CKi, serves to substantially prevent metastability. This provides a safety margin against the spurious selection of the block 31-316 corresponding to the signal S1-S16 that is
30 activated, where such spurious selection may be caused by false activations or glitches of the signal Si.

The output signal ENi of the flip-flop FF7 acts as an enabling signal for the signal EN_CKi. When

the block 3i is not selected (i.e., when the respective signal S_i is at a low logic level), the enabling signal EN_i is at the low logic level and the signal EN_CK_i is forced to the high logic level. In fact, since the
5 nodes N_1 , N_2 and N_3 are all at the low logic level, the output of the OR gate O_1 (node N_7) is at the low logic level so that the output of the AND gate A_3 is at the low logic level.

When the selection signal S_i is activated
10 (i.e., brought to the high logic level) and kept at that level for more than three periods T of the local clock signal CK_i , the nodes N_1 , N_2 and N_3 are brought to the high logic level. More specifically, the first node which is brought to the high logic level is the
15 node N_3 , and this immediately brings about a transition of the node N_7 to the high logic level, thus enabling the AND gate A_3 . At the same time, the node N_4 (the output of the AND gate A_2 which, together with the inverter I_1 , forms a pulse shaper) is also brought to
20 the high logic level so that the node N_6 , and hence the node N_8 , are also brought to the high logic level.

The flip-flops FF_1 - FF_3 are controlled by the logic complement of the signal CK_i and load the datum present at their inputs when there is a leading edge of
25 the logic complement, i.e., a trailing edge of the signal CK_i . Thus, upon the next trailing edge of the signal CK_i , and hence after a period T , the node N_1 is also brought to the high logic level. This causes the node N_4 to fall to the low logic level. However, upon
30 the same trailing edge of the signal CK_i , the high logic level present at the node N_8 is sent forward to the output of the flip-flop FF_7 , i.e., the signal EN_i is brought to the high logic level, enabling the NAND

gate NA1. Once the enabling signal ENi has been activated, the NAND gate NA1 will have its first input at "1" and will therefore operate as an inverter on the signal supplied to its second input (i.e., the logic complement of the local clock signal CKi). After the enabling signal ENi has been activated, the output EN_CKi of the block therefore coincides substantially with the local clock signal CKi. The signal EN_CKi thus starts to switch in synchronization with the local clock signal CKi.

The pulse of duration T at the node N4 is sent forward again to the output of the flip-flop FF6 (i.e., on the signal Ki) with a delay of $(3/2)T$. This pulse, which is supplied to the blocks $(3i-1)$ and $3(i+1)$ preceding and following the block $3i$, respectively, resets the respective flip-flops FF7 in these blocks and thus changes the respective signals EN(i-1) and EN(i+1) to the low logic level. This forces the respective signals EN_CK(i-1) and EN_CK(i+1) to the high logic level.

In other words, the pulse on the signal Ki forces the signals EN_CK(i-1) and EN_CK(i+1) of the blocks adjacent the block $3i$ to the high logic level. Stated in yet another way, the enabling of a generic block $3i$ not only brings about activation of the respective output signal EN_CKi in synchronism with the trailing edge of the local clock signal CKi, but is also the event which brings about the deactivation (the forcing to the high logic level) by the selected block of the output signals of the two blocks adjacent thereto.

The timing diagrams shown in FIGS. 4 and 5 will aid in a better understanding of the operation of

the circuit according to the invention. In particular, FIG. 4 shows a situation in which the phase comparator 1 detects that the synchronism signal CKS coinciding with the generic signal CK(i-1) of the set of N signals Ck1-CKN is advanced relative to the intrinsic timing of the flow of data arriving at BK. The switching circuit 3 therefore has to switch the signal CKS from the signal CK(i-1) to the signal CKi, which is delayed relative to the signal CK(i-1) by a further period fraction T/N. At the moment t1, the decoder 6 activates the selection signal Si of the block 3i and deactivates the selection signal S(i-1) of the block 3(i-1). In the block 3i, at the moment t2 the enabling signal ENi is activated in synchronism with the trailing edge of the respective signal CKi.

From this moment, the signal EN_CKi which was previously forced to the high logic level, starts to switch in synchronism with the signal CKi. At the moment t3, the pulse Ki is activated and forces the signal EN(i-1) to the low logic level, disabling the respective output EN_CK(i-1). The signal CKS, which coincided with the signal EN_CK(i-1) up to the moment t2 (the moment at which the signal EN_CKi was activated), coincides with the signal EN_CKi from the moment t3. When the switching takes place, the trailing edge FE of the signal CKS still coincides with the trailing edge of the signal EN_CK(i-1), whereas the subsequent leading edge RE coincides with the leading edge of the signal EN_CKi.

As may be seen in the detail shown on an enlarged scale in FIG. 4, the switching of the signal CKS from the signal EN_CK(i-1) to the signal EN_CKi corresponds, in this case, to a lengthening of the time

for which the signal CKS remains at the low logic level. Relative to the trailing edge FE, the leading edge RE is delayed relative to the leading edge RE' which would occur if the signal CKS were to remain coincident with the signal EN_CK(i-1). It should be noted that the signal EN_CKi is enabled before the signal EN_CK(i-1) is disabled, in accordance with a "make before break" method.

On the other hand, a situation is illustrated in FIG. 5 in which the phase comparator 1 detects that the synchronism signal CKS coinciding with the generic signal CKi of the set CK1-CKN is delayed relative to the intrinsic timing of the arriving flow of data BK. The switching circuit 3 therefore has to switch the signal CKS from the signal CKi to the signal CK(i-1) which is advanced relative to the signal CKi by a period fraction T/N . At the moment t_1 , the decoder 6 activates the selection signal (Si-1) of the block 3(i-1) and deactivates the selection signal Si of the block 3i. In the block 3(i-1), the enabling signal EN(i-1) is activated at the moment t_2 , in synchronism with the trailing edge of the respective signal CK(i-1).

From this moment, the signal EN_CK(i-1), which was previously forced to the high logic level, starts to switch in synchronism with the signal CK(i-1). At the moment t_3 , the pulse K(i-1) is activated and forces the signal ENi to the low logic level, disabling the respective output EN-CKi (i.e., forcing it to the high logic level). The signal CKS is forced to the low logic level by the signal EN_CK(i-1) at the moment t_2 (the moment at which the signal EN_CK(i-1) is activated).

When the switching takes place, the leading edge RE of the signal CKS still coincides with the leading edge of the signal EN_CKi, whereas the next trailing edge FE coincides with the trailing edge of the signal EN_CK(i-1). As can be seen in the detail shown on an enlarged scale in FIG. 5, the switching of the signal CKS from the signal EN_CKi to the signal EN_CK(i-1) corresponds, in this case, to a shortening of the time for which the signal CKS remains at the high logic level. Relative to the leading edge RE, the trailing edge FE is in advance of the trailing edge FE' that would occur if the signal CKS were to remain coincident with the signal EN_CKi. In this case, the signal EN_CK(i-1) is also enabled before the signal EN_CKi is disabled.

Thus, in neither case are spurious transitions (glitches) produced on the synchronism signal CKS. By virtue of the make before break method of enabling the signals EN_CKi, there is substantially no risk of the old signal EN_CKi being disabled before the new signal has effectively been enabled. This could otherwise cause glitches in the synchronism signal CKS because of delays in the enabling of the new signal EN_CKi.

It is clear that the foregoing description relates merely to one of the possible practical embodiments of the present invention. Those of skill in the art will be able to provide for variants and/or additions to the embodiment described and illustrated without departing from the scope of the invention defined in the appended claims.

Moreover, although the description provided refers to a switching circuit to be used for switching

synchronism phases in the field of the synchronous serial transmission of digital data, clearly this application is not limiting. That is, the switching circuit according to the invention may be used, more
5 generally, wherever there is a need to perform a switching of a signal to one of a plurality of timing signals which are delayed relative to one another without the risk of giving rise to glitches.

11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668